| Welcome to www.13ic.com | DS80C320-ECL Suppliers,DS80C320-ECL Datasheet,DS80C320-ECL on stock,DS80C320-ECL price |
![]() |
|
||||
|
|||||
| DS80C320-ECL ,information of good suppliers DS80C320-ECL more information about parameters and datasheet of DS80C320-ECL listed below for you to download. If you have any problem,please feel free to contact our custmer service |
|
DS80C320-ECL Suppliers ABSOLUTE MAXIMUM RATINGSInput to Output Voltage ..........Emitte r-Collecto r Voltage .......Collector-Emitter Voltage (Value applies to emitter-base open-circuited & the input-diode equal to zero)Reverse Input Voltage ..........Input Diode Continuous Forward Current at (or below) 650C Free-Air Temperature (see note l) ...........Peak Forward Input Current (Value applies for tw < 1us, PRR < 300 pps) ..............Continuous Collector Current ..............Continuous Transistor Power Dissipation at (or below) 250C Free-Air Temperature (see Note 2) ..........Storage Tem pe ratu re .............Operating Free-Air Temperature Range ...........Lead Solder Temperature (10 seconds max.) ................ DS80C320-ECL Datasheet overhead. Each A/D channel has a dedicated result register. The EPA supports high-speed input capturesand output compares with 17 programmable, high-speed capture/compare channels. Eight output-onlychannels provide support for time-base conversions by capturing the value of one of four timers when acompare occurs. DS80C320-ECL Price Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied andFairchild reserves the right at any time without notice to change said circuitry and specifications. DS80C320-ECL on stock [1] CPD iS used to determine the dynamic power dissipation (PD in odW) PD = CPD X VCC2 x fj X N +,(CL x VCC2 x fo) where: fi = input frequency in MHz; fo = output frequency in MHz; CL = output load capacitance in pF; Vcc = supply voltage in V; N = number of inputs switching; * (CL x VCC2 x fo) = sum of outputs. DS80C320-ECL Pdf In the memory mode, all outputs remain in their previousstates and are unaffected by the DATA or address (Sn) inputs.To prevent entering erroneus data in the latches, ENABLEshould be held HIGH while the address lines are changing. |
| DS80C320-ECL Suppliers, DS80C320-ECL Datasheet, DS80C320-ECL on stock, DS80C320-ECL price |
| DS80C320-ECL | BT9029KPJ | HE-MX/2021 | 74F365N | XCS20-4PQ208 | 1T397 | W981216BH-75 | SP312ACT-L/TR |
| PAN101B0I-204 | LDM300-48S5 | 6666AN103K1 | IDT23S05-1HDCG8 | SN74HC08ANSRE4 | 74HC132DBLE | HLMP-ED55-NKKDD | FDS6992 |
| ©© Copyright:-www.13ic.Com 2000-2010 Message at MSN:search_01@live.com
Service hotline :(86)-0755-86525401 Fax:86-755-84521245 |